Which Purity command can be used to validate I/O is balanced across initiators?
Which enablement feature will cause Mirrored Write statistics to appear in the Analysis section of the FlashArray Purity 6.x GUI?
What should an Implementation Engineer do when installing rails in a threaded-hole rack?
What is the maximum number of SAS shelves supported for FlashArray//XL?
What is the maximum number of DirectFlash Shelves supported for FlashArray//XL?
An Implementation Engineer is performing a capacity consolidation on an X50R2 that is 83% full. The starting config is X50R2-20/10-22/0. The end config is X50R2-91/0. What steps should the Implementation Engineer follow to complete the work?
An Implementation Engineer is planning to add a DirectFlash Shelf to a FlashArray//XL with an existing DirectFlash Shelf. Which PCIe slot must be used for shelf connectivity?
What hardware should the Implementation Engineer find in the upgrade kit in order to perform an //X to //XL NDU?
An Implementation Engineer is beginning a controller upgrade. Which command should be run to stop Purity?
In a situation where iSCSI cards need to be re-used during a controller upgrade, which is a valid transfer path?
PDF + Testing Engine
|
---|
$57.75 |
Testing Engine
|
---|
$43.75 |
PDF (Q&A)
|
---|
$36.75 |
Pure Storage Free Exams |
---|
![]() |